

October 1997 Revised April 1999

74VCX16373

Low Voltage 16-Bit Transparent Latch with 3.6V Tolerant Inputs and Outputs

General Description

The VCX16373 contains sixteen non-inverting latches with 3-STATE outputs and is intended for bus oriented applications. The device is byte controlled. The flip-flops appear to be transparent to the data when the Latch enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is latched. Data appears on the bus when the Output Enable ($\overline{\text{OE}}$) is LOW. When $\overline{\text{OE}}$ is HIGH, the outputs are in a high impedance state.

The 74VCX16373 is designed for low voltage (1.65V to 3.6V) V_{CC} applications with I/O compatibility up to 3.6V.

The 74VCX16373 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

Features

- 1.65V-3.6V V_{CC} supply operation
- 3.6V tolerant inputs and outputs
- \blacksquare t_{PD} (I_n to O_n)

3.0 ns max for 3.0V to 3.6V V $_{\rm CC}$ 3.4 ns max for 2.3V to 2.7V V $_{\rm CC}$ 6.8 ns max for 1.65V to 1.95V V $_{\rm CC}$

- Power-off high impedance inputs and outputs
- Support live insertion and withdrawal (Note 1)
- \blacksquare Static Drive (I_{OH}/I_{OL})

 ± 24 mA @ 3.0V $\rm V_{CC}$

 ± 18 mA @ 2.3V $V_{\mbox{\footnotesize CC}}$

±6 mA @ 1.65V V_{CC}

- Uses patented noise/EMI reduction circuitry
- Latch-up performance exceeds 300 mA
- ESD performance:

Human body model > 2000V

Machine model > 200V


Note 1: To ensure the high-impedance state during power up or power down, $\overline{\text{OE}}$ should be tied to V_{CC} through a pull-up resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

Ordering Code:

Ordering Number	Package Number	Package Description
74VCX16373MTD	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code

Logic Symbol



Pin Descriptions

Pin Names	Description
OE n	Output Enable Input (Active LOW)
LE _n	Latch Enable Input
I ₀ -I ₁₅	Inputs
O ₀ -O ₁₅	Outputs

Connection Diagram

		_	
_			
0E ₁ —	1	48	- LE ₁
o ₀ —	2	47	- I ₀
01 —	3	46	— _Ч
GND -	4	45	— GNE
02 —	5	44	- I ₂
03 -	6	43	ا – ا _ع
v _{cc} —	7	42	— v _{cc}
04 -	8	41	- ₄
05 —	9	40	— I ₅
GND -	10	39	— GND
o ₆ —	11	38	− 1 ₆
07 —	12	37	— I ₇
o ₈ —	13	36	ا – 8
O ₉ —	14	35	وا –
GND -	15	34	— GND
010 -	16	33	ا ب _{ا 0}
011 -	17	32	- I _{1 1}
v _{cc} —	18	31	- v _{cc}
012	19	30	- I ₁₂
013 -	20	29	- I ₁₃
GND -	21	28	— GNE
014 -	22	27	— I₁₄
015 -	23	26	ا - ا
OE ₂	24	25	- LE ₂
			I

Truth Tables

	Inputs		Outputs
LE ₁	OE ₁	I ₀ –I ₇	00-07
Х	Н	Х	Z
Н	L	L	L
Н	L	Н	Н
L	L	X	O ₀


	Inputs		Outputs
LE ₂	OE ₂	I ₈ –I ₁₅	O ₈ -O ₁₅
Х	Н	Х	Z
Н	L	L	L
Н	L	Н	Н
L	L	X	O ₀

- H = HIGH Voltage Level
- = LOW Voltage Level
- = Immaterial (HIGH or LOW, inputs may not float)
- Z = High Impedance $O_0 = Previous O_0$ before HIGH-to-LOW of Latch Enable

Functional Description

The 74VCX16373 contains sixteen edge D-type latches with 3-STATE outputs. The device is byte controlled with each byte functioning identically, but independent of the other. Control pins can be shorted together to obtain full 16-bit operation. The following description applies to each byte. When the Latch Enable (LEn) input is HIGH, data on the In enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its I input changes. When $\ensuremath{\mathsf{LE}}_n$ is LOW, the latches store information that was present on the I inputs a setup time preceding the HIGH-to-LOW transition on LE_n. The 3-STATE outputs are controlled by the Output Enable (\overline{OE}_n) input. When \overline{OE}_n is LOW the standard outputs are in the 2state mode. When $\overline{\text{OE}}_{\text{n}}$ is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches.

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings(Note 2)

 $\begin{array}{lll} \mbox{Supply Voltage (V}_{\mbox{CC}}) & -0.5\mbox{V to } +4.6\mbox{V} \\ \mbox{DC Input Voltage (V}_{\mbox{I}}) & -0.5\mbox{V to } +4.6\mbox{V} \\ \end{array}$

Output Voltage (V_O)

Outputs 3-STATED -0.5V to +4.6V Outputs Active (Note 3) -0.5V to V_{CC} +0.5V DC Input Diode Current (I_{IK}) V_I < 0V -50 mA

DC Output Diode Current (I_{OK})

 $V_{O} < 0V$ —50 mA $V_{O} > V_{CC}$ +50 mA

DC Output Source/Sink Current

 (I_{OH}/I_{OL}) ±50 mA

DC V_{CC} or GND Current per

Supply Pin (I $_{CC}$ or GND) ± 100 mA

Storage Temperature Range (T_{STG}) $-65^{\circ}C$ to $+150^{\circ}C$

Recommended Operating Conditions (Note 4)

Power Supply

 Operating
 1.65V to 3.6V

 Data Retention Only
 1.2V to 3.6V

 Input Voltage
 -0.3V to +3.6V

Output Voltage (VO)

Output in Active States 0V to V_{CC} Output in "OFF" State 0.0V to 3.6V

Output Current in I_{OH}/I_{OL}

 $V_{CC} = 3.0 \text{V to } 3.6 \text{V} \\ V_{CC} = 2.3 \text{V to } 2.7 \text{V} \\ \pm 18 \text{ mA} \\ V_{CC} = 1.65 \text{V to } 2.3 \text{V} \\ \text{Free Air Operating Temperature (T_A)} \\ -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C}$

Minimum Input Edge Rate (Δt/ΔV)

 $V_{IN} = 0.8V$ to 2.0V, $V_{CC} = 3.0V$ 10 ns/V

Note 2: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 3: IO Absolute Maximum Rating must be observed.

Note 4: Floating or unused inputs must be held HIGH or LOW.

DC Electrical Characteristics (2.7V < $V_{\mbox{\footnotesize CC}} \leq$ 3.6V)

Symbol	Parameter	Conditions	V _{CC} (V)	Min	Max	Units
V_{IH}	HIGH Level Input Voltage		2.7-3.6	2.0		V
V_{IL}	LOW Level Input Voltage		2.7-3.6		0.8	V
V _{OH}	HIGH Level Output Voltage	$I_{OH} = -100 \mu\text{A}$	2.7-3.6	V _{CC} - 0.2		V
		$I_{OH} = -12 \text{ mA}$	2.7	2.2		V
		I _{OH} = -18 mA	3.0	2.4		V
		$I_{OH} = -24 \text{ mA}$	3.0	2.2		V
V _{OL}	LOW Level Output Voltage	I _{OL} = 100 μA	2.7-3.6		0.2	V
		I _{OL} = 12 mA	2.7		0.4	V
		I _{OL} = 18 mA	3.0		0.4	V
		I _{OL} = 24 mA	3.0		0.55	V
I _I	Input Leakage Current	$0 \le V_I \le 3.6V$	2.7-3.6		±5.0	μΑ
l _{OZ}	3-STATE Output Leakage	0 ≤ V _O ≤ 3.6V	2.7-3.6		±10	μА
		$V_I = V_{IH}$ or V_{IL}	2.7-3.0		±10	μΑ
I _{OFF}	Power-OFF Leakage Current	$0 \le (V_I, V_O) \le 3.6V$	0		10	μΑ
I _{CC}	Quiescent Supply Current	V _I = V _{CC} or GND	2.7-3.6		20	μΑ
		$V_{CC} \le (V_I, V_O) \le 3.6V \text{ (Note 5)}$	2.7-3.6		±20	μΑ
ΔI_{CC}	Increase in I _{CC} per Input	$V_{IH} = V_{CC} - 0.6V$	2.7-3.6		750	μΑ

Note 5: Outputs disabled or 3-STATE only.

DC Electrical Characteristics (2.3V \leq $V_{CC} \leq$ 2.7V)

Symbol	Parameter	Conditions	V _{CC} (V)	Min	Max	Units
V _{IH}	HIGH Level Input Voltage		2.3 – 2.7	1.6		V
V _{IL}	LOW Level Input Voltage		2.3 – 2.7		0.7	V
V _{OH}	HIGH Level Output Voltage	$I_{OH} = -100 \mu A$	2.3 – 2.7	V _{CC} - 0.2		V
		I _{OH} = -6 mA	2.3	2.0		V
		I _{OH} = -12 mA	2.3	1.8		V
		I _{OH} = -18 mA	2.3	1.7		V
V _{OL}	LOW Level Output Voltage	$I_{OL} = 100 \mu\text{A}$	2.3 – 2.7		0.2	V
		I _{OL} = 12 mA	2.3		0.4	V
		I _{OL} = 18 mA	2.3		0.6	V
II	Input Leakage Current	$0 \le V_I \le 3.6V$	2.3 – 2.7		±5.0	μΑ
I _{OZ}	3-STATE Output Leakage	$0 \le V_O \le 3.6V$	2.3 – 2.7		±10	
		$V_I = V_{IH}$ or V_{IL}	2.3 – 2.1		±10	μΑ
I _{OFF}	Power-OFF Leakage Current	$0 \le (V_I, V_O) \le 3.6V$	0		10	μΑ
I _{CC}	Quiescent Supply Current	V _I = V _{CC} or GND	2.3 – 2.7		20	μΑ
		$V_{CC} \le (V_I, V_O) \le 3.6V \text{ (Note 6)}$	2.3 – 2.7		±20	μΑ

Note 6: Outputs disabled or 3-STATE only.

DC Electrical Characteristics (1.65V \leq V_{CC} < 2.3V)

Symbol	Parameter	Conditions	V _{CC} (V)	Min	Max	Units
V _{IH}	HIGH Level Input Voltage		1.65 - 2.3	$0.65 \times V_{CC}$		V
V _{IL}	LOW Level Input Voltage		1.65 - 2.3		$0.35 \times V_{CC}$	V
V _{OH}	HIGH Level Output Voltage	$I_{OH} = -100 \mu A$	1.65 - 2.3	V _{CC} - 0.2		V
		$I_{OH} = -6 \text{ mA}$	1.65	1.25		V
V _{OL}	LOW Level Output Voltage	$I_{OL} = 100 \mu\text{A}$	1.65 - 2.3		0.2	V
		I _{OL} = 6 mA	1.65		0.3	V
II	Input Leakage Current	0 ≤ V _I ≤ 3.6V	1.65 - 2.3		±5.0	μΑ
l _{OZ}	3-STATE Output Leakage	$0 \le V_O \le 3.6V$ $V_I = V_{IH} \text{ or } V_{IL}$	1.65 - 2.3		±10	μА
I _{OFF}	Power-OFF Leakage Current	$0 \le (V_I, V_O) \le 3.6V$	0		10	μΑ
I _{CC}	Quiescent Supply Current	V _I = V _{CC} or GND	1.65 - 2.3		20	μΑ
		$V_{CC} \le (V_I, V_O) \le 3.6V \text{ (Note 7)}$	1.65 – 2.3		±20	μΑ

Note 7: Outputs disabled or 3-STATE only.

AC Electrical Characteristics (Note 8)

		T $_{A} = -40$ °C to +85 °C, C $_{L} = 30$ pF, R $_{L} = 500\Omega$						
Symbol	Parameter	V _{CC} = 3.	3V ± 0.3V	V _{CC} = 2.	5V ± 0.2V	V _{CC} = 1.8	BV ± 0.15V	Units
		Min	Max	Min	Max	Min	Max	
t _{PHL} , t _{PLH}	Prop Delay I _n to O _n	0.8	3.0	1.0	3.4	1.5	6.8	ns
t _{PHL} , t _{PLH}	Prop Delay LE to O _n	0.8	3.0	1.0	3.9	1.5	7.8	ns
t _{PZL} , t _{PZH}	Output Enable Time	0.8	3.5	1.0	4.6	1.5	9.2	ns
t _{PLZ} , t _{PHZ}	Output Disable Time	0.8	3.5	1.0	3.8	1.5	6.8	ns
t _S	Setup Time	1.5		1.5		2.5		ns
t _H	Hold Time	1.0		1.0		1.0		ns
t _W	Pulse Width	1.5		1.5		4.0		ns
t _{OSHL}	Output to Output Skew		0.5		0.5		0.75	ns
toslh	(Note 9)		0.5		0.5		0.75	113

Note 8: For $C_L = 50_P F$, add approximately 300 ps to the AC maximum specification.


Note 9: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}).


Dynamic Switching Characteristics

Symbol	Parameter	Conditions	V _{CC}	T _A = +25°C	Units
			(V)	Typical	
V _{OLP}	Quiet Output Dynamic Peak V _{OL}	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	0.25	
			2.5	0.6	V
			3.3	0.8	
V _{OLV}	Quiet Output Dynamic Valley V _{OL}	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	-0.25	
			2.5	-0.6	V
			3.3	-0.8	
V _{OHV}	Quiet Output Dynamic Valley V _{OH}	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	1.5	
			2.5	1.9	V
			3.3	2.2	

Capacitance

Symbol	Parameter	Conditions	T _A = +25°C Typical	Units
C _{IN}	Input Capacitance	$V_{CC} = 1.8V$, 2.5V or 3.3V, $V_{I} = 0V$ or V_{CC}	6	pF
C _{OUT}	Output Capacitance	$V_{I} = 0V \text{ or } V_{CC}, V_{CC} = 1.8V, 2.5V \text{ or } 3.3V$	7	pF
C _{PD}		V _I = 0V or V _{CC} , f = 10 MHz, V _{CC} = 1.8V, 2.5V or 3.3V	20	pF





LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com